This is a read-only archive of an earlier blog posting. Reasons for the
change are at http://blog.sensicomm.com.
The permanent version of this post - with comments (if any) - is at
http://sensicomm.blogspot.com/2008/05/ax8-core-uart-and-uc-programming.html
AX8 core, UART, and uC programming
Progress! I got the AX8 core (a uC based on
the Atmel AVR instruction set, available from opencores.org)
running on the Xilinx Spartan-3an eval board. It writes to the UART
core, and I can see the UART's output on my PC.
Since it
takes 7 minutes or more to recompile an FPGA design, I decided to
set up data2mem. That's a Xilinx-supplied tool to update just the
contents of internal RAM blocks without doing a full recompile. It
took quite a bit of searching, but I figured out how to do it, and
it works fast.
Details are online at
>
www.sensicomm.com/main/projects/fpga/AX8_on_Xilinx.shtmlComments on blogspot.com
To make or view comments, see the original post at
http://sensicomm.blogspot.com/2008/05/ax8-core-uart-and-uc-programming.html